Subversion Repositories HomeAutomation

Rev

Rev 1756 | Rev 1758 | Go to most recent revision | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | SVN | RSS feed

Rev 1756 Rev 1757
Line 1... Line 1...
1
## Section sns_irTransceive -- Do not edit this line
1
## Section sns_irTransceive -- Do not edit this line
2
 
2
 
3
sns_irTransceive_ID=<ID>
3
sns_irTransceive_ID=<ID>
4
 
4
 
5
sns_irTransceive_SEND_DEBUG=0
5
sns_irTransceive_SEND_DEBUG=0
-
 
6
 
-
 
7
#sns_irTransceive_USEEEPROM=1
6
 
8
 
7
IR_RX_ENABLE=1
9
IR_RX_ENABLE=1
8
IR_TX_ENABLE=1
10
IR_TX_ENABLE=1
9
IR_TX_ACTIVE_LOW=1
11
IR_TX_ACTIVE_LOW=0
10
IR_RX_ACTIVE_LOW=1
12
IR_RX_ACTIVE_LOW=1
11
 
13
 
-
 
14
# Change only if you know that you have available RAM
-
 
15
# usage = MAX_NR_TIMES * 2 * Number of activated rx and tx channels
-
 
16
#MAX_NR_TIMES=81
-
 
17
 
-
 
18
# chose port for modulation, however note that pwm is hard coded for OC0A
12
sns_irTransceive_MOD_PIN=GPIO_D6
19
sns_irTransceive_MOD_PIN=GPIO_D6
13
 
20
 
-
 
21
# comment the port if not used
14
sns_irTransceive_VCC_EN0_PIN=GPIO_D0
22
#sns_irTransceive_VCC_EN0_PIN=GPIO_D0
15
sns_irTransceive_VCC_EN1_PIN=GPIO_D1
23
#sns_irTransceive_VCC_EN1_PIN=GPIO_D1
16
sns_irTransceive_VCC_EN2_PIN=GPIO_D4
24
#sns_irTransceive_VCC_EN2_PIN=GPIO_D4
17
 
-
 
18
 
25
 
-
 
26
# comment the port if channel is not used, always use in order!
19
sns_irTransceive_TX0_PIN=GPIO_D5
27
sns_irTransceive_TX0_PIN=GPIO_D5
20
sns_irTransceive_TX0_REPEATE_TIMER=<TIMER>
28
sns_irTransceive_TX0_REPEATE_TIMER=<TIMER>
21
 
29
 
22
sns_irTransceive_TX1_PIN=GPIO_B1
30
sns_irTransceive_TX1_PIN=GPIO_B1
23
sns_irTransceive_TX1_REPEATE_TIMER=<TIMER>
31
sns_irTransceive_TX1_REPEATE_TIMER=<TIMER>
24
 
32
 
25
sns_irTransceive_TX2_PIN=GPIO_B2
33
sns_irTransceive_TX2_PIN=GPIO_B2
26
sns_irTransceive_TX2_REPEATE_TIMER=<TIMER>
34
sns_irTransceive_TX2_REPEATE_TIMER=<TIMER>
27
 
35
 
28
 
36
 
-
 
37
# comment the port if channel is not used, always use in order!
29
sns_irTransceive_RX0_PIN=GPIO_C0
38
#sns_irTransceive_RX0_PIN=GPIO_C0
30
sns_irTransceive_RX0_PCINT=<PCINT>
39
sns_irTransceive_RX0_PCINT=<PCINT>
31
sns_irTransceive_RX0_REPEATE_TIMER=<TIMER>
40
sns_irTransceive_RX0_REPEATE_TIMER=<TIMER>
-
 
41
sns_irTransceive_RX0_NOISE_CANCELER_TIME_US=100
32
 
42
 
33
sns_irTransceive_RX1_PIN=GPIO_C1
43
#sns_irTransceive_RX1_PIN=GPIO_C1
34
sns_irTransceive_RX1_PCINT=<PCINT>
44
sns_irTransceive_RX1_PCINT=<PCINT>
35
sns_irTransceive_RX1_REPEATE_TIMER=<TIMER>
45
sns_irTransceive_RX1_REPEATE_TIMER=<TIMER>
-
 
46
sns_irTransceive_RX1_NOISE_CANCELER_TIME_US=100
36
 
47
 
37
sns_irTransceive_RX2_PIN=GPIO_C2
48
#sns_irTransceive_RX2_PIN=GPIO_C2
38
sns_irTransceive_RX2_PCINT=<PCINT>
49
sns_irTransceive_RX2_PCINT=<PCINT>
39
sns_irTransceive_RX2_REPEATE_TIMER=<TIMER>
50
sns_irTransceive_RX2_REPEATE_TIMER=<TIMER>
-
 
51
sns_irTransceive_RX2_NOISE_CANCELER_TIME_US=100
40
 
52
 
41
 
53
 
42
sns_irTransceive_TX0_PWRl=GPIO_B0
54
sns_irTransceive_TX0_PWRl=GPIO_B0
43
sns_irTransceive_TX0_PWRl_PCA95xx=0
55
sns_irTransceive_TX0_PWRl_PCA95xx=0
44
sns_irTransceive_TX0_PWRh=GPIO_B7
56
sns_irTransceive_TX0_PWRh=GPIO_B7