Subversion Repositories hardware

Rev

Rev 742 | Go to most recent revision | Show entire file | Regard whitespace | Details | Blame | Last modification | View Log | SVN | RSS feed

Rev 742 Rev 743
Line 2... Line 2...
2
SHEET 1 19580 6792
2
SHEET 1 19580 6792
3
WIRE 272 -656 272 -704
3
WIRE 272 -656 272 -704
4
WIRE 480 -640 528 -704
4
WIRE 480 -640 528 -704
5
WIRE 688 -640 608 -704
5
WIRE 688 -640 608 -704
6
WIRE 1088 -576 1040 -576
6
WIRE 1088 -576 1040 -576
7
WIRE 1248 -576 1248 -592
-
 
8
WIRE 1248 -576 1088 -576
7
WIRE 1248 -576 1088 -576
9
WIRE 272 -528 272 -576
8
WIRE 272 -528 272 -576
10
WIRE 448 -528 272 -528
9
WIRE 448 -528 272 -528
11
WIRE 560 -528 560 -560
10
WIRE 560 -528 560 -560
12
WIRE 448 -512 448 -528
11
WIRE 448 -512 448 -528
Line 30... Line 29...
30
WIRE 560 -288 560 -464
29
WIRE 560 -288 560 -464
31
WIRE 688 -288 560 -288
30
WIRE 688 -288 560 -288
32
WIRE 752 -288 688 -288
31
WIRE 752 -288 688 -288
33
WIRE 912 -288 912 -368
32
WIRE 912 -288 912 -368
34
WIRE 912 -288 752 -288
33
WIRE 912 -288 752 -288
35
WIRE 1248 -288 912 -288
-
 
36
WIRE 752 -272 752 -288
34
WIRE 752 -272 752 -288
37
WIRE 272 -160 272 -208
35
WIRE 272 -160 272 -208
38
WIRE 688 -160 688 -288
36
WIRE 688 -160 688 -288
39
WIRE 688 -160 272 -160
37
WIRE 688 -160 272 -160
40
WIRE 304 -96 -96 -96
38
WIRE 304 -96 -96 -96
Line 74... Line 72...
74
WIRE 640 208 640 192
72
WIRE 640 208 640 192
75
WIRE 1264 208 864 208
73
WIRE 1264 208 864 208
76
WIRE 1344 208 1264 208
74
WIRE 1344 208 1264 208
77
WIRE -96 240 -96 64
75
WIRE -96 240 -96 64
78
WIRE -96 240 -112 240
76
WIRE -96 240 -112 240
79
WIRE 1152 272 1152 112
-
 
80
WIRE -752 304 -752 288
77
WIRE -752 304 -752 288
81
WIRE -544 304 -752 304
78
WIRE -544 304 -752 304
82
WIRE 400 304 400 128
79
WIRE 400 304 400 128
83
WIRE 640 304 640 288
80
WIRE 640 304 640 288
84
WIRE 640 304 400 304
81
WIRE 640 304 400 304
Line 97... Line 94...
97
WIRE 512 544 -16 544
94
WIRE 512 544 -16 544
98
WIRE 640 544 640 432
95
WIRE 640 544 640 432
99
WIRE 640 544 512 544
96
WIRE 640 544 512 544
100
WIRE 960 544 960 144
97
WIRE 960 544 960 144
101
WIRE 960 544 640 544
98
WIRE 960 544 640 544
102
WIRE 1152 544 1152 352
-
 
103
WIRE 1152 544 960 544
-
 
104
WIRE 1456 544 1152 544
-
 
105
FLAG -112 544 0
99
FLAG -112 544 0
106
FLAG 304 -96 Vcc
100
FLAG 304 -96 Vcc
107
FLAG 752 -272 0
101
FLAG 752 -272 0
108
FLAG 320 -464 Current
102
FLAG 320 -464 Current
109
FLAG 1152 112 Current
103
FLAG 1152 112 Current
Line 172... Line 166...
172
SYMBOL res 816 32 R90
166
SYMBOL res 816 32 R90
173
WINDOW 0 0 56 VBottom 0
167
WINDOW 0 0 56 VBottom 0
174
WINDOW 3 32 56 VTop 0
168
WINDOW 3 32 56 VTop 0
175
SYMATTR InstName R6
169
SYMATTR InstName R6
176
SYMATTR Value 5k
170
SYMATTR Value 5k
177
SYMBOL res 1136 256 R0
-
 
178
SYMATTR InstName R7
-
 
179
SYMATTR Value 10k
-
 
180
SYMBOL Opamps\\LT1813 1312 -528 R0
-
 
181
SYMATTR InstName U2
-
 
182
SYMBOL res 256 -432 R0
171
SYMBOL res 256 -432 R0
183
SYMATTR InstName R10
172
SYMATTR InstName R10
184
SYMATTR Value 2k
173
SYMATTR Value 2k
185
SYMBOL res 448 -480 R90
174
SYMBOL res 448 -480 R90
186
WINDOW 0 0 56 VBottom 0
175
WINDOW 0 0 56 VBottom 0
Line 225... Line 214...
225
TEXT -128 600 Left 0 !.tran 400u startup
214
TEXT -128 600 Left 0 !.tran 400u startup
226
TEXT -144 -248 Left 0 ;Detta är PWM-utgången på AVRen
215
TEXT -144 -248 Left 0 ;Detta är PWM-utgången på AVRen
227
TEXT 664 -128 Left 0 ;Frekvensen på switchningarna justeras med C1, ett för stort värde på C1 ger dock översväng...
216
TEXT 664 -128 Left 0 ;Frekvensen på switchningarna justeras med C1, ett för stort värde på C1 ger dock översväng...
228
TEXT -16 272 Left 0 ;V2 är 5 volt från corecard
217
TEXT -16 272 Left 0 ;V2 är 5 volt från corecard
229
TEXT -784 112 Left 0 ;Används för att styra utan\nregulator, ska alltså ej vara\nmed på expansionen
218
TEXT -784 112 Left 0 ;Används för att styra utan\nregulator, ska alltså ej vara\nmed på expansionen
230
TEXT 1992 -616 Left 0 !* SPICE simulation model for TLV2371\n*\n* Compatible with PSpice ver. 8.0, Tina Spice V6 and V7\n*\n* Revised May 2009, to correct M48 channel width\n*\n***************************************************************\n*  (C) Copyright 2009 Texas Instruments Incorporated. All rights reserved.  \n***************************************************************\n** This model is designed as an aid for customers of Texas Instruments.     \n** TI and its licensors and suppliers make no warranties, either expressed  \n** or implied, with respect to this model, including the warranties of      \n** merchantability or fitness for a particular purpose. The model is        \n** provided solely on an "as is" basis. The entire risk as to its quality   \n** and performance is with the customer                                            \n***************************************************************\n*\n* BEGIN MODEL TLV2371\n* PINOUT ORDER +IN -IN +V -V OUT\n* PINOUT ORDER  3   4   6  2  1\n.SUBCKT TLV2371 3 4 6 2 1\n* BEGIN NOTES\n* FOR MORE ACCURATE CURRENTS\n* IF LOOKING AT BIAS CURRENT\n* USE GMIN-1E-13\n* MODEL TEMPERATURE RANGE IS\n* -40 C TO +125 C, NOT ALL\n* PARAMETERS TRACK THOSE OF\n* THE REAL PART VS TEMPERATURE\n* END NOTES\n* BEGIN FEATURES\n* OPEN LOOP GAIN AND PHASE\n* INPUT VOLTAGE NOISE W 1/F\n* INPUT CURRENT NOISE\n* INPUT BIAS CURRENT\n* INPUT BIAS CURRENT VS TEMPERATURE\n* INPUT CAPACITANCE\n* INPUT COMMON MODE VOLTAGE RANGE\n* INPUT VOS SHIFT WITH VCM\n* INPUT CLAMPS TO RAILS\n* CMRR WITH FREQUENCY EFFECTS\n* PSRR WITH FREQUENCY EFFECTS\n* SLEW RATE\n* QUIESCENT CURRENT\n* HIGH CLOAD EFFECTS\n* CLASS AB BIAS IN OUTPUT STAGE\n* OUTPUT CURRENT THROUGH SUPPLIES\n* OUTPUT CURRENT LIMITING\n* OUTPUT CLAMPS TO RAILS\n* OUTPUT SWING VS OUTPUT CURRENT\n* END FEATURES\nVEN 5 2 2\nREN 5 2 1E12\nQ20 7 8 9 QLN\nR3 10 11 2\nR4 12 11 2\nR10 8 13 1E3\nR11 14 15 1E3\nR12 16 6 4\nR13 2 17 4\nR16 18 19 200\nR17 20 21 4\nR18 9 22 4\nD5 23 6 DD\nD6 2 23 DD\nD7 24 0 DIN\nD8 25 0 DIN\nI8 0 24 0.1E-3\nI9 0 25 0.1E-3\nE2 9 0 2 0 1\nE3 21 0 6 0 1\nD9 26 0 DVN\nD10 27 0 DVN\nI10 0 26 0.1E-3\nI11 0 27 0.1E-3\nE4 28 4 26 27 0.025\nG2 29 4 24 25 2.9E-7\nR22 2 6 100E6\nE5 30 0 21 0 1\nE6 31 0 9 0 1\nE7 32 0 33 0 1\nR30 30 34 1E5\nR31 31 35 1E5\nR32 32 36 1E5\nR33 0 34 10\nR34 0 35 10\nR35 0 36 10\nE10 37 3 36 0 0.01\nR36 38 33 1E3\nR37 33 39 1E3\nC6 30 34 0.2E-12\nC7 31 35 0.2E-12\nC8 32 36 0.2E-12\nE11 40 37 35 0 0.8\nE12 29 40 34 0 0.8\nE14 41 9 21 9 0.5\nD11 18 21 DD\nD12 9 18 DD\nM1 42 43 17 17 NOUT L=3U W=80U\nM2 44 45 16 16 POUT L=3U W=80U\nM3 46 46 20 20 POUT L=3U W=80U\nM4 47 48 10 10 PIN L=3U W=110U\nM5 49 50 12 12 PIN L=3U W=110U\nM8 51 51 22 22 NOUT L=3U W=80U\nR43 52 45 100\nR44 53 43 100\nG3 18 41 54 41 0.2E-3\nR45 41 18 120E6\nC12 19 23 10E-12\nR46 9 47 2E3\nR47 9 49 2E3\nC13 47 49 1E-12\nC14 29 0 4E-12\nC15 28 0 4E-12\nC16 23 0 0.5E-12\nD13 43 7 DD\nD14 55 45 DD\nQ15 55 15 21 QLP\nV18 29 56 0\nM19 57 58 21 21 PIN L=6U W=500U\nE17 39 0 29 0 1\nE18 38 0 4 0 1\nM23 58 58 21 21 PIN L=6U W=500U\nV21 57 11 0\nR59 23 44 1\nR60 42 23 1\nJ1 59 29 59 JNC\nJ2 59 28 59 JNC\nJ3 28 60 28 JNC\nJ4 29 60 29 JNC\nC21 29 61 2E-12\nE20 62 41 49 47 1\nR62 62 54 1E4\nC23 54 41 0.1E-12\nG7 63 41 18 41 -1E-3\nG8 41 64 18 41 1E-3\nG9 41 65 51 9 1E-3\nG10 66 41 21 46 1E-3\nD17 66 63 DD\nD18 64 65 DD\nR66 63 66 100E6\nR67 65 64 100E6\nR68 66 21 1E3\nR69 9 65 1E3\nE23 21 52 21 66 1\nE24 53 9 65 9 1\nR70 64 41 1E6\nR71 65 41 1E6\nR72 41 66 1E6\nR73 41 63 1E6\nG11 6 2 67 0 315E-6\nR75 40 29 1E9\nR76 37 40 1E9\nR77 3 37 1E9\nR78 4 28 1E9\nR79 41 54 1E9\nR81 52 21 1E9\nR82 9 53 1E9\nR83 33 0 1E9\nG14 58 9 67 0 55U\nG15 46 51 67 0 80U\nE48 68 18 67 0 30\nE49 69 41 67 0 -30\nV49 70 69 15\nV50 71 68 -15\nR127 68 0 1E12\nR128 69 0 1E12\nM41 41 71 18 72 PSW L=1.5U W=150U\nM42 18 70 41 73 NSW L=1.5U\nR129 72 0 1E12\nR130 73 0 1E12\nM43 74 5 9 9 NEN L=3U W=300U\nM44 75 76 9 9 NEN L=3U W=3000U\nR131 74 21 1E4\nR132 75 77 1E6\nV51 77 9 1\nM45 78 78 21 21 PEN L=6U W=60U\nM46 5 78 21 21 PEN L=6U W=60U\nI20 78 9 0.1E-6\nC26 5 0 1E-12\nE50 67 0 79 9 1\nV52 75 79 1.111E-6\nR133 9 79 1E12\nC32 21 74 3E-15\nC33 77 75 3E-15\nI21 6 2 30E-6\nL1 23 1 4E-9\nR150 23 1 400\nV78 21 59 0\nV79 60 9 0\nR155 46 21 1E8\nR156 9 51 1E8\nR157 17 43 1E8\nR158 16 45 1E8\nRG1 0 67 1E9\nR159 61 28 100\nR225 50 28 25E3\nR226 48 56 25E3\nM48 80 81 2 2 NIQS L=3U W=1000U\nR297 80 6 61.5E3\nE94 81 2 67 0 2\nM49 82 74 9 9 NEN L=3U W=300U\nM50 76 82 9 9 NEN L=3U W=300U\nR298 82 77 1E4\nR299 76 77 1E4\nC35 77 82 40E-12\nM51 83 84 85 85 NIN L=3U W=110U\nM52 86 87 88 88 NIN L=3U W=110U\nR300 89 85 2\nR301 89 88 2\nR302 83 21 2E3\nR303 86 21 2E3\nC36 83 86 1E-12\nG36 18 41 90 41 0.2E-3\nR304 41 90 1E9\nC37 90 41 0.1E-12\nE97 91 41 86 83 1\nR305 91 90 1E4\nV115 92 56 1E-3\nR306 28 87 25E3\nR307 92 84 25E3\nM53 93 94 95 95 PIN L=6U W=500U\nR308 95 57 2E3\nV116 21 94 1.25\nM54 93 93 9 9 NIN L=3U W=500U\nM55 89 93 9 9 NIN L=3U W=500U\nE98 21 14 6 16 1\nE99 13 9 17 2 1\nC105 77 76 130E-12\nR233 78 21 1E12\nR334 93 9 1E12\nR335 58 21 1E12\nR336 94 21 1E12\nR337 2 81 1E12\nG37 28 0 96 0 6.6E-12\nI48 28 0 1E-12\nI49 0 97 1E-3\nD46 97 0 DD\nV119 97 98 0.7\nR633 0 98 1E6\nE100 99 0 98 0 -571\nR634 0 99 1E6\nD47 100 96 DD\nV120 99 100 83.5\nG38 29 0 96 0 6.6E-12\nI50 29 0 1E-12\nR635 0 96 1E6\nR636 96 100 1E11\n.MODEL DVN D KF=8E-12 IS=1E-16\n.MODEL DD D\n.MODEL DIN D\n.MODEL QLN NPN\n.MODEL QLP PNP\n.MODEL JNC NJF\n.MODEL POUT PMOS KP=200U VTO=-0.7\n.MODEL NOUT NMOS KP=200U VTO=0.7\n.MODEL PIN PMOS KP=200U VTO=-0.7\n.MODEL NIN NMOS KP=200U VTO=0.7\n.MODEL NIQS NMOS KP=200U VTO=0.7 IS=1E-18\n.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18\n.MODEL PEN PMOS KP=200U VTO=-0.7 IS=1E-18\n.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18\n.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18\n.ENDS\n* END MODEL TLV2371
-
 
231
TEXT -1536 0 Left 0 !.LIB TLC074.mod
219
TEXT -1536 0 Left 0 !.LIB TLC074.mod
232
TEXT -1432 -216 Left 0 !.LIB TLV2371.mod
220
TEXT -1432 -216 Left 0 !.LIB TLV2371.mod
233
TEXT -1128 -552 Left 0 !.INC AD8646.mod
221
TEXT -1128 -552 Left 0 !.INC AD8646.mod